 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ADSP-SC596 데이터시트(PDF) 75 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-SC596 데이터시트(HTML) 75 Page - Analog Devices |
|
|
75 / 134 page  Rev. PrD | Page 75 of 134 | May 2022 ADSP-SC595/SC596/SC598 Preliminary Technical Data Table 42. LPs DDR—Transmit1 All specifications are based on simulation data and are subject to change without notice. Parameter Min Max Unit Timing Requirements tSLACH LPx_ACK Setup Before LPx_CLK Low 2 × tCDU_CLKO8 + 13.5 ns tHLACH LPx_ACK Hold After LPx_CLK Low –2.5 ns Switching Characteristics tDLDCH Data Delay After LPx_CLK 2.95 ns tHLDCH Data Hold After LPx_CLK 0.45 ns tLCLKTWL 2 LPx_CLK Width Low 0.45 × tLCLKTPROG 0.55 × tLCLKTPROG ns tLCLKTWH 2 LPx_CLK Width High 0.45 × tLCLKTPROG 0.55 × tLCLKTPROG ns tLCLKTW 2 LPx_CLK Period N × tLCLKTPROG – 0.8 ns tDLACLK LPx_CLK Low Delay After LPx_ACK High tCDU_CLKO8 + 4 2 × tCDU_CLKO8 + 1 × tCDU_CLKO8 + 10 ns 1 Specifications apply to LP0 and LP1. 2 See Table 22 for details on the minimum period that can be programmed for fLCLKTPROG. Figure 13. LPs DDR—Transmit LPx_CLK LPx_D3-0 (DATA) tDLDCH tLCLKTWH LAST BYTE TRANSMITTED FIRST BYTE TRANSMITTED tCLKIW tLCLKTWL tHLDCH tSLACH tHLACH tDLACLK LPx_ACK (IN) DATA0 DATA1 DATA2 tHLDCH tDLDCH tHLDCH tDLDCH |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
