| 전자부품 데이터시트 검색엔진 |
|
ADSP-SC596 데이터시트(PDF) 63 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-SC596 데이터시트(HTML) 63 Page - Analog Devices |
|
63 / 134 page ![]() Rev. PrD | Page 63 of 134 | May 2022 ADSP-SC595/SC596/SC598 Preliminary Technical Data PRELIMINARY ELECTRICAL CHARACTERISTICS All specifications and characteristics apply across the entire operating conditions range unless otherwise noted. Parameter Conditions Min Typ Max Unit VOH High Level Output Voltage VDD_EXT = minimum, (IOH = –2.0 mA, DS1) 1, (IOH = –4.0 mA, DS2)2 2.4 V VOL Low Level Output Voltage VDD_EXT = minimum, (IOL = 2.0 mA, DS1) 1, (IOL = 4.0 mA, DS2)2 0.4 V VOH_XTAL 3 High Level Output Voltage VDD_REF = minimum, IOH = –1.0 mA 1.26 V VOL_XTAL 3 Low Level Output Voltage VDD_REF = minimum, IOL = 1.0 mA 0.45 V VOH_DDR3L 4 High Level Output Voltage for DDR3L Drive Strength =100 Ω VDD_DDR = minimum, IOH = –1.0 mA 0.963 V VOL_DDR3L 4 Low Level Output Voltage for DDR3L Drive Strength =100 Ω VDD_DDR = minimum, IOL = 1.0 mA 0.32 V VOH_DDR3 5 High Level Output Voltage for DDR3 Drive Strength = 100 Ω VDD_DDR = minimum, IOH = –1.0 mA 1.105 V VOL_DDR3 5 Low Level Output Voltage for DDR3 Drive Strength = 100 Ω VDD_DDR = minimum, IOL = 1.0 mA 0.32 V IIH 6 High Level Input Current VDD_EXT = maximum, VIN = VDD_EXT maximum 10 μA IIL 6 Low Level Input Current VDD_EXT = maximum, VIN = 0 V 10 μA IIL_PU 7 Low Level Input Current Pull-Up VDD_EXT = maximum, VIN = 0 V 200 μA IIH_PD 8 High Level Input Current Pull-Down VDD_EXT = maximum, VIN = VDD_EXT maximum 200 μA IOZH 9 Three-State Leakage Current VDD_EXT/VDD_DDR = maximum, VIN = VDD_EXT/VDD_DDR maximum 10 μA IOZL 9 Three-State Leakage Current VDD_EXT/VDD_DDR = maximum, VIN = 0 V 10 μA CIN 10 Input Capacitance TJ = 25°C 5 pF IDD_IDLE VDD_INT Current in Idle fCCLK = 1000 MHz ASFSHARC =0.35 fSYSCLK =500 MHz fSCLK0 = 125 MHz fSCLK1 = 250 MHz (Other clocks are disabled) No peripheral or DMA activity TJ = 25°C VDD_INT = 1.0 V TBD mA IDD_TYP VDD_INT Current fCCLK = 1000 MHz ASFSHARC =1.0 fSYSCLK =500 MHz fSCLK0 = 125 MHz fSCLK1 = 250 MHz (Other clocks are disabled) DMA data rate = 456 MB/s TJ = 25°C VDD_INT = 1.0 V TBD mA |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |