전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADSP-SC596 데이터시트(PDF) 115 Page - Analog Devices

부품명 ADSP-SC596
상세설명  SHARC Dual-Core DSP with Arm Cortex-A55
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADSP-SC596 데이터시트(HTML) 115 Page - Analog Devices

Back Button ADSP-SC596 Datasheet HTML 111Page - Analog Devices ADSP-SC596 Datasheet HTML 112Page - Analog Devices ADSP-SC596 Datasheet HTML 113Page - Analog Devices ADSP-SC596 Datasheet HTML 114Page - Analog Devices ADSP-SC596 Datasheet HTML 115Page - Analog Devices ADSP-SC596 Datasheet HTML 116Page - Analog Devices ADSP-SC596 Datasheet HTML 117Page - Analog Devices ADSP-SC596 Datasheet HTML 118Page - Analog Devices ADSP-SC596 Datasheet HTML 119Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 134 page
background image
Rev. PrD
|
Page 115 of 134
|
May 2022
ADSP-SC595/SC596/SC598
Preliminary Technical Data
MediaLB (MLB)
All the numbers shown in Table 81 are applicable for all MLB speed modes (1024 FS, 512 FS, and 256 FS) for the 3-pin protocol, unless
otherwise specified. Refer to the Media Local Bus Specification Version 4.2 for more details.
Table 81. 3-Pin MLB Interface Specifications
All specifications are based on simulation data and are subject to change without notice.
Parameter
Min
Typ
Max
Unit
tMLBCLK
MLB Clock Period
1024 FS
512 FS
256 FS
20.3
40
81
ns
ns
ns
tMCKL
MLBCLK Low Time
1024 FS
512 FS
256 FS
6.1
14
30
ns
ns
ns
tMCKH
MLBCLK High Time
1024 FS
512 FS
256 FS
9.3
14
30
ns
ns
ns
tMCKR
MLBCLK Rise Time (VIL to VIH)
1024 FS
512 FS/256 FS
1
3
ns
ns
tMCKF
MLBCLK Fall Time (VIH to VIL)
1024 FS
512 FS/256 FS
1
3
ns
ns
tMPWV
1
1 Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in nanoseconds peak-to-peak.
MLBCLK Pulse Width Variation
1024 FS
512 FS/256
0.7
2.0
nspp
nspp
tDSMCF
DAT/SIG Input Setup Time
1
ns
tDHMCF
DAT/SIG Input Hold Time
2
ns
tMCFDZ
DAT/SIG Output Time to Three-State
0
15
ns
tMCDRV
DAT/SIG Output Data Delay From MLBCLK Rising Edge
8
ns
tMDZH
2
2 Board designs must ensure the high impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while
meeting the maximum capacitive load listed.
Bus Hold Time
1024 FS
512 FS/256
2
4
ns
ns
CMLB
DAT/SIG Pin Load
1024 FS
512 FS/256
40
60
pf
pf



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com