전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADSP-SC596 데이터시트(PDF) 113 Page - Analog Devices

부품명 ADSP-SC596
상세설명  SHARC Dual-Core DSP with Arm Cortex-A55
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADSP-SC596 데이터시트(HTML) 113 Page - Analog Devices

Back Button ADSP-SC596 Datasheet HTML 109Page - Analog Devices ADSP-SC596 Datasheet HTML 110Page - Analog Devices ADSP-SC596 Datasheet HTML 111Page - Analog Devices ADSP-SC596 Datasheet HTML 112Page - Analog Devices ADSP-SC596 Datasheet HTML 113Page - Analog Devices ADSP-SC596 Datasheet HTML 114Page - Analog Devices ADSP-SC596 Datasheet HTML 115Page - Analog Devices ADSP-SC596 Datasheet HTML 116Page - Analog Devices ADSP-SC596 Datasheet HTML 117Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 134 page
background image
Rev. PrD
|
Page 113 of 134
|
May 2022
ADSP-SC595/SC596/SC598
Preliminary Technical Data
S/PDIF Transmitter Input Data Timing
The timing requirements for the S/PDIF transmitter are given in Table 78. Input signals are routed to the DAI0_PINx pins using the SRU.
Therefore, the timing specifications provided below are valid at the DAI0_PINx pins.
Oversampling Clock (TxCLK) Switching Characteristics
The S/PDIF transmitter requires an oversampling clock input. This high frequency clock (TxCLK) input is divided down to generate the
internal biphase clock.
Table 78. S/PDIF Transmitter Input Data Timing
All specifications are based on simulation data and are subject to change without notice.
Parameter
Min
Max
Unit
Timing Requirements
tSISFS
1
1 The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. The input of the
PCG can be either CLKIN or any of the DAI pins.
Frame Sync Setup Before Serial Clock Rising Edge
3.4
ns
tSIHFS
1
Frame Sync Hold After Serial Clock Rising Edge
3
ns
tSISD
1
Data Setup Before Serial Clock Rising Edge
3
ns
tSIHD
1
Data Hold After Serial Clock Rising Edge
3
ns
tSITXCLKW
Transmit Clock Width
9
ns
tSITXCLK
Transmit Clock Period
20
ns
tSISCLKW
Clock Width
36
ns
tSISCLK
Clock Period
80
ns
Figure 55. S/PDIF Transmitter Input Timing
Table 79. Oversampling Clock (TxCLK) Switching Characteristics
All specifications are based on simulation data and are subject to change without notice.
Parameter
Max
Unit
Switching Characteristics
fTXCLK_384
Frequency for TxCLK = 384 × Frame Sync
Oversampling ratio × frame sync ≤ 1/tSITXCLK
MHz
fTXCLK_256
Frequency for TxCLK = 256 × Frame Sync
49.2
MHz
fFS
Frame Rate (FS)
192
kHz
SAMPLE EDGE
DAI0_PIN20–1
(TxCLK)
DAI0_PIN20–1
(SCLK0)
DAI0_PIN20–1
(FS)
DAI0_PIN20–1
(SDATA)
tSITXCLKW
tSITXCLK
tSISCLKW
tSISCLK
tSISFS
tSIHFS
tSISD
tSIHD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com