| 전자부품 데이터시트 검색엔진 |
|
ADSP-SC596 데이터시트(PDF) 113 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-SC596 데이터시트(HTML) 113 Page - Analog Devices |
|
113 / 134 page ![]() Rev. PrD | Page 113 of 134 | May 2022 ADSP-SC595/SC596/SC598 Preliminary Technical Data S/PDIF Transmitter Input Data Timing The timing requirements for the S/PDIF transmitter are given in Table 78. Input signals are routed to the DAI0_PINx pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI0_PINx pins. Oversampling Clock (TxCLK) Switching Characteristics The S/PDIF transmitter requires an oversampling clock input. This high frequency clock (TxCLK) input is divided down to generate the internal biphase clock. Table 78. S/PDIF Transmitter Input Data Timing All specifications are based on simulation data and are subject to change without notice. Parameter Min Max Unit Timing Requirements tSISFS 1 1 The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. The input of the PCG can be either CLKIN or any of the DAI pins. Frame Sync Setup Before Serial Clock Rising Edge 3.4 ns tSIHFS 1 Frame Sync Hold After Serial Clock Rising Edge 3 ns tSISD 1 Data Setup Before Serial Clock Rising Edge 3 ns tSIHD 1 Data Hold After Serial Clock Rising Edge 3 ns tSITXCLKW Transmit Clock Width 9 ns tSITXCLK Transmit Clock Period 20 ns tSISCLKW Clock Width 36 ns tSISCLK Clock Period 80 ns Figure 55. S/PDIF Transmitter Input Timing Table 79. Oversampling Clock (TxCLK) Switching Characteristics All specifications are based on simulation data and are subject to change without notice. Parameter Max Unit Switching Characteristics fTXCLK_384 Frequency for TxCLK = 384 × Frame Sync Oversampling ratio × frame sync ≤ 1/tSITXCLK MHz fTXCLK_256 Frequency for TxCLK = 256 × Frame Sync 49.2 MHz fFS Frame Rate (FS) 192 kHz SAMPLE EDGE DAI0_PIN20–1 (TxCLK) DAI0_PIN20–1 (SCLK0) DAI0_PIN20–1 (FS) DAI0_PIN20–1 (SDATA) tSITXCLKW tSITXCLK tSISCLKW tSISCLK tSISFS tSIHFS tSISD tSIHD |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |