ADSP-SC596 datasheet(110/134 Pages) AD

110 / 134 page

Rev. PrD

Page 110 of 134

May 2022

ADSP-SC595/SC596/SC598

Preliminary Technical Data

Extended Mobile Storage Interface (eMSI) Controller Timing—eMMC DDR Mode

Table Table 74 and Figure 51 show I/O timing related to the eMSI with eMMC DDR mode.

Table 74. eMSI Controller Timing—eMMC DDR Mode1

1 Refer to Table 72 for tPP and parameters for command.

All specifications are based on simulation data and are subject to change without notice.

Parameter

Min

Max

Unit

Timing Requirements

tISUDDR

Input Data Setup Time

2.5

tIHDDR

Input Data Hold Time

Switching Characteristic

tODLYDDR

Output Data Delay

2.6

Figure 51. eMSI Controller Timing with eMMC DDR Mode

tIHDDR

DATA

tODLYDDR (MAX)

tPP

CLK

INPUT

DATA

tISUDDR

INVALID

DATA

tISUDDR

tIHDDR

tODLYDDR (MIN)

tODLYDDR (MAX)

OUTPUT

DATA

IN DRR MODE, DATA ON DAT[7:0] LINES ARE SAMPLED ON BOTH EDGES OF THE CLOCK

(NOT APPLICABLE FOR CMD LINE)

ADSP-SC596 데이터시트(PDF) 110 Page - Analog Devices

ADSP-SC596 데이터시트(HTML) 110 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL